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Ambipolar conduction of a pentacene-based field-effect transistor can be attributed to dual interface
engineering, which occurs at the dielectric/semiconductor interface and electrode/semiconductor
interface. While the former was realized by utilizing a hydroxyl-free gate dielectric, the latter was
made feasible by the use of appropriate metal source and drain electrodes. The field-effect hole and
electron mobilities of 0.026 and 0.0023 cm2 /V s, respectively, were extracted from the transfer
characteristics of pentacene organic field-effect transistors utilizing polymethyl methacrylate as the
trap-reduction interfacial modified layer and Al as the source and drain S /D electrodes. We
demonstrated a complementarylike inverter by using two identical ambipolar transistors and it can
be operated both in the first and third quadrants with a high output voltage gain of around 10.
© 2008 American Institute of Physics. DOI: 10.1063/1.2924425
I. INTRODUCTION
For the next-generation electronics and circuits, organic
field-effect transistors OFETs are the key elements because
of their extraordinary advantages, such as low cost, large-
area coverage, mechanical flexibility, and low-temperature
fabrications. The performance of OFETs has already reached
the level of hydrogenated amorphous silicon, which has been
widely adopted in numerous practical applications.1 The de-
velopment of organic complementary technology demands
the coexistence of both p- and n-type transistors to achieve
efficient operational stability. For example, the inverter,
which is usually a basic building block of organic integrated
circuits, consists of p- and n-channel transistors. It is one of
the most important and basic elements for the complex inte-
grated circuits. In order to simplify the fabrication process,
ambipolar OFETs employing a double-layer scheme and
bulk-heterojunction configuration have been utilized to
achieve complementarylike inverters.2–5 However, the feasi-
bility of such devices demands an additional deposition step
and some critical fabrication conditions.6,7 An additional
drawback observed in those ambipolar systems is that the
organic semiconductors utilized as the active channel layers
exhibited poor crystallinity while stacking or blending them
together. Perhaps, it will be more advantageous if the ambi-
polar conduction could be achieved without any stacking or
bilayer scheme during the deposition of active layer. Thus,
ambipolar FETs with sole organic semiconductor layer have
to be addressed for ease of circuit design and simplification
of the fabrication process and are able to operate both in the
first and third quadrants.8,9
The unipolar transport is usually observed in organic
semiconductors and thus most of the reports demonstrated
that organic transistors typically operate as either p- or
n-channel devices.10,11 For instance, n-type transport charac-
teristics have been recently revealed in the pentacene OFETs;
however, this observation was achieved at the cost of p-type
conduction.12–14 Moreover, Ahles et al.15 utilized the
interface-doped method to reduce the electron traps at inter-
face and thus to form the n-channel FETs. Besides, Chua et
al.16 also demonstrated the n-channel OFET operation with
various p-type conjugated polymers by using a hydroxyl-free
gate dielectric. One of the reasons for such a unipolar trans-
port in these devices is mainly due to the energy mismatch
between the molecular orbital of semiconductor and the
work function of metal. Hence, there is a demand to find a
surface energy match between the gate dielectric and the
organic layer, which could possibly result in the ambipolar
phenomena. On the other hand, ambipolar transport charac-
teristics have been recently demonstrated in an organic het-
erostructure by utilizing asymmetric source and drain
electrodes.17 An alternative approach to achieve such a phe-
nomenon is to utilize a low bandgap or high electron affinity
organic semiconductors.18,19 Therefore, in the operation of
ambipolar OFETs, charge carrier transport not only depends
on the semiconductor/dielectric interface, but also on the
metal/semiconductor interface.
Keeping in view of the aforementioned facts, in this ar-
ticle, we succeed in achieving the ambipolar pentacene FETs
by interface engineering. The improved performance is pri-
marily attributed to the reduced electron traps at
SiO2/semiconductor interface by incorporating an interfacial-
modified layer made of polymethyl methacrylate PMMA.
Additionally, the metal with a suitable work function as
source/drain S /D electrodes also helps us to inject suffi-
cient holes and electrons for effective observation of p- andaElectronic mail: gchu@gate.sinica.edu.tw.
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n-channels in OFETs. Finally, we demonstrate the formation
of inverter by the integration of two identical ambipolar tran-
sistors.
II. EXPERIMENTAL DETAILS
The heavily doped p-type silicon p+-Si wafer and a
300 nm thermally oxidized SiO2 film were used as the gate
and dielectric of the ambipolar transistors, respectively. The
substrates were cut to 22 cm2 in size through mechanical
scribing. Prior to the deposition, the substrates were cleaned
by acetone and isopropanol in an ultrasonic bath followed by
UV-ozone cleaning for 15 min. The crucial interfacial-
modifying layer was prepared by spin-coating a solution of
PMMA 2 wt %  in tetrahydrofuran at 1000 rpm and with a
thickness of 150 nm. The PMMA-coated substrates were
baked at 70 °C for 30 min to remove the residual solvent.
Then, the wafers were quickly transferred to a vacuum cham-
ber for the deposition of the active layer. The semiconductor
layer, consisting of a 50 nm thick pentacene layer, was then
deposited at a growth rate of 0.2 Å /s, a substrate tempera-
ture of 60 °C, and a base pressure of 610−6 torr. Penta-
cene was used without further purification from Sigma-
Aldrich. Finally, the 50 nm thick aluminum film was
thermally evaporated onto the pentacene film through a
shadow mask to form the S /D electrodes. In addition, Au,
Ag, and Ca were also investigated as alternatives to the Al as
S /D contacts. A schematic cross section of the top-contact
OFETs is presented in Fig. 1a. The length and width of the
channel were 100 m and 2 mm, respectively. The electrical
measurements of the devices were performed at room tem-
perature in a nitrogen environment inside a glovebox by us-
ing HP 4156C and Keithley 4200 semiconductor parameter
analyzers. The capacitance-voltage C-V measurement was
performed by an Agilent E4980A precision LCR meter.
III. RESULTS AND DISCUSSION
In the operation of ambipolar FETs, charge carrier trans-
port strongly depends on two factors: 1 semiconductor/
dielectric interface, where the charge transport takes place in
the semiconductor layer, and 2 metal/semiconductor inter-
face, where the charge injection occurs from the electrode
into semiconductor. For the realization of ambipolar penta-
cene FETs, the devices were first fabricated on the SiO2 gate
dielectric and later on a PMMA-capped SiO2 PMMA /SiO2
as the dielectric with Al as S /D electrodes. However, the
devices fabricated on a SiO2 dielectric only exhibit a p-type
behavior, even at a positive bias of 100 V to the gate and
drain electrodes not shown here. In contrast, the devices
fabricated on a PMMA /SiO2 exhibit an ambipolar behavior
for a gate voltage VG 40 V. The reason for the presence of
ambipolar behavior is attributed to the relatively small sur-
face energy on the PMMA-modified SiO2 gate dielectric as
compared to that on the bare SiO2 surface. Due to this, the
enhanced grain growth of pentacene takes place and hence
the reduced grain boundary density; the details will be de-
scribed in the next section. Figure 2 shows the drain-source
current IDS versus drain-source voltage VDS of pentacene
FETs on the PMMA /SiO2 dielectric at different gate volt-
ages VG. It is noted that the output characteristics exhibit
significant saturation, which behaves quadratically as a func-
tion of gate bias. The sharp increase in the drain current at
low gate voltages and below the threshold voltage was ob-
served. Such phenomenon was also reported in literature.20,21
Figure 3 shows the corresponding plots of IDS and IDS1/2 vs
VG. It can be observed that these devices exhibit strong field-
effect modulations of channel conductance in the ambipolar
operation with threshold voltages VT of −27 and 42 V for
p- and n-type operations, respectively. The saturated drain
current IDS,sat is close to 710−8 A at VG=100 V for
n-type operation and 5.510−6 A at VG=−100 V for p-type
operation. The field-effect mobilities  are extracted from
the measured transfer curves by comparing it to the standard
transistor’s current-voltage equation in the saturation regime
as follows:
IDS,sat = WCi/2LVG − VT2,
where W and L are the width and length of the channel,
respectively, and Ci is the gate dielectric capacitance. The 
FIG. 1. Color online a Schematic structure of ambipolar pentacene top-
contact FET. b Energy band diagrams of pentacene and work function of
Ca, Al, and Au.
FIG. 2. Color online Output characteristics of ambipolar pentacene FET
grown on a PMMA /SiO2 dielectric in a p- and b n-channel operations.
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values for hole and electron are estimated as 0.026 and
0.0023 cm2 /V s, respectively.
To observe the charge accumulation capability, we mea-
sured the C-V characteristics of metal-insulator-
semiconductor MIS devices for the pentacene on SiO2 and
PMMA /SiO2 insulators at 5 kHz, which is displayed in Fig.
4. The inset of Fig. 4 shows the scheme of MIS devices. In
the case of PMMA /SiO2, it can be observed that the capaci-
tance increases with increasing VG. It implies that sufficient
holes and electrons can be accumulated at the interface to
reveal the ambipolar transport in the pentacene on
PMMA /SiO2. However, the devices with SiO2 show the hole
accumulation and indistinct electron accumulation. There-
fore, the insufficient electron accumulation accounts for uni-
polar carrier transport in pentacene on SiO2. These results
show the presence of serious electron traps at
semiconductors/SiO2 interface, which is in agreement with
the observations by Chua et al.16 It has been suggested that
the electron trapping hydroxyl groups will attenuate the
n-type behavior in various conjugated polymers and thus the
organic FETs. These electron trap states will prevent the
Fermi level from shifting within the semiconductor band gap
as the gate potential is changed. In the case of n-type de-
vices, the resistance to the Fermi-level shift will result in a
potential barrier for charge transport. Hence, the use of
hydroxyl-free polymer, PMMA, as the dielectric can reduce
the electron traps and reveal the n-type conduction.
In order to further understand the existence of the ambi-
polar behavior, the structural properties and morphology of
pentacene thin films were investigated by x-ray diffraction
XRD and atomic force microscopy AFM. Figure 5 shows
the XRD patterns with Cu K radiation for the pentacene
thin films grown on SiO2 and PMMA-modified SiO2. The
pentacene films grown on PMMA exhibit a conspicuous
peak intensity as compared to the pentacene films directly
grown on SiO2. In addition, the first-order reflection peak of
pentacene on PMMA-modified SiO2 shows only single-
crystal phases 00l, but the reflection peak of pentacene on
SiO2 shows a mixture of the thin film phase 00l and the
single-crystal phase. It has been found that the growth of
pentacene thin film on PMMA is well favored due to the
reduced surface energy of PMMA as compared to that on the
bare SiO2 substrate, which thereby leads to high-quality
crystalline peaks. Such a behavior has been reported
previously.22,23 Hence, the surface energy plays a major role
in obtaining high-quality pentacene films. It has been sug-
gested that the match of the surface energy between the
PMMA insulator and the pentacene can contribute to poly-
crystalline pentacene film.24 The present AFM images sup-
port the contention that the pentacene films deposited on
PMMA have better crystal quality, which is shown in Fig. 6.
Moreover, the grain size 300–1000 nm of pentacene films
on PMMA is much larger than that 100–500 nm on SiO2.
It indicates that the insertion of PMMA layer on SiO2 gate
dielectric will favor the substantial grain growth of penta-
cene. Since the smaller grain sizes on SiO2 normally result in
active trapping sites, free carriers will be captured at the
grain boundaries. Due to these charge traps, a potential bar-
rier is formed at the grain boundary, which limits the charge
transport between grains. The degree of charged traps can be
further demonstrated by extracting the subthreshold swing
from the transfer characteristics of OFETs. The subthreshold
slope S is defined by the equation
FIG. 3. Color online Transfer characteristics of IDS and IDS1/2 vs VG for
ambipolar pentacene FET in p- and n-channel operations.
FIG. 4. Color online Comparison of capacitance-voltage characteristics for
the ambipolar pentacene FETs with/without a PMMA layer measured from
the MIS configuration with a frequency of 5 kHz.
FIG. 5. Color online XRD patterns with Cu K radiation for the pentacene
thin films grown on SiO2 and PMMA-modified SiO2, and the inset is the
enlarged first peak of XRD patterns.
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S = d log IDdVGS 
−1
and the corresponding density of traps NSS is given by the
approximation
NSS = S log ekT/q − 1Ciq ,
where k is Boltzmann’s constant, T is the absolute tempera-
ture, q is the electron charge, e is a constant and has a value
as 2.718 28, and Ci is the dielectric capacitance per unit
area.
25 The subthreshold slopes of the p-channel devices with
SiO2 and PMMA /SiO2 are 1.43 and 0.4 V/decade, respec-
tively. In addition, the corresponding trap densities are 1.11
1012 and 2.851011 cm−2, respectively. Moreover, the
C-V measurements show a larger capacitance for the penta-
cene on PMMA in the reserve bias. The consistency of these
results strengthens the argument as to the reduction of charge
traps.
The influence of the interface between semiconductor
and metal for the pentacene FETs can be ascertained by vary-
ing the S /D electrodes. In this case, three different metal
electrodes, Ag, Au, and Ca, are used as the S /D contacts to
vary the barrier height for hole and electron injection into the
pentacene layer. Energy band diagrams of pentacene and the
work function of different metals are shown in Fig. 1b. All
of these devices show ambipolar characteristics as well. Fig-
ures 7a and 7b show the transfer characteristics for dif-
ferent metals as the S /D electrodes. The devices with Au as
electrodes show the enhancement of p-type behavior, but
poor n-type behavior. Since the work function of Au is
5.1 eV, which is very close to the highest occupied molecu-
lar orbital of pentacene, it is much easier for a hole than an
electron to inject from the metal electrode into semiconduc-
tor. Using Ca as S /D electrodes, the results obtained are vice
versa, i.e., the enhancement of n-type behavior but poor
p-type behavior is observed. Al and Ag metals, when used as
S /D electrodes, possess a suitable work function to balance
the hole and electron injection into the highest occupied and
the lowest unoccupied molecular orbitals of pentacene. Al-
though the charge injection barriers are balanced in both po-
larities, the increase of potential drop at organic/metal inter-
face will increase the VT as compared to Au in p-channel
operation and Ca in n-channel operation.26 The summary of
ambipolar pentacene FETs with different metals as S /D elec-
trodes is given in Table I. These results demonstrate that the
incorporation of the suitable metal in pentacene FETs also
plays an important role to reveal the ambipolar characteris-
tics.
We have fabricated a complementarylike inverter by
connecting two identical pentacene transistors, which are
shown in the inset of Fig. 8. Due to the unique ambipolar
characteristic, the inverter is capable of operating in the first
and third quadrants. The typical transfer characteristics of
such an inverter are shown in Figs. 8a and 8b. A sharp
inversion is observed in both quadrants. When the supply
FIG. 6. Color online AFM images of pentacene grown on the a PMMA
and b SiO2 surfaces. The inset shows the corresponding three-dimensional
3D images.
FIG. 7. Color online Transfer characteristic of ambipolar pentacene FETs
with different S /D metal electrodes in a n- and b p-channel operations.
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voltage VDD and input node Vin are biased positively, the
ambipolar transistors are operated as p- and n-channel FETs,
and the inverter works in the first quadrant with the a maxi-
mum voltage gain of 8. Whereas the supply voltage VDD
and input node Vin are biased negatively, the ambipolar
transistors can be operated as p- and n-channel FETs, and the
inverter works in the third quadrant with the a maximum
voltage gain of 11.
IV. CONCLUSIONS
In this work, the ambipolar pentacene FETs have been
demonstrated through interface engineering. Incorporating
the PMMA acting as an interfacial-modified layer, ambipolar
transport can be observed as a result of the elimination of
surface traps. Meanwhile, using a suitable work-function
metal electrode can balance the carrier injection of both po-
larities thereby leading to the ambipolar conduction. Accord-
ingly, the achievement of ambipolar conduction of OFET
from a single semiconductor layer can be realized by inter-
face modification. For further enhancing the performance of
the devices, the optimization of the quality of interfacial-
modified layer and the facilitation of carrier injection from
metal electrodes to semiconductor will be promising.
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